Switchable memory diode - a new memory device

ABSTRACT

Systems and methodologies are provided for forming a diode component integral with a memory cell to facilitate programming arrays of memory cells created therefrom. Such a diode component can be part of a PN junction of memory cell having a passive and active layer with asymmetric semiconducting properties. Such an arrangement reduces a number of transistor-type voltage controls and associated power consumption, while enabling individual memory cell programming as part of a passive array. Moreover, the system provides for an efficient placement of memory cells on a wafer surface, and increases an amount of die space available for circuit design.

CROSS REFERENCE TO RELATED APPLICATIONS

This application is a divisional of U.S. patent application Ser. No. 10/883,350, filed on Jul. 1, 2004, entitled “SWITCHABLE MEMORY DIODE—A NEW MEMORY DEVICE”, the entirety of which is incorporated herein by reference.

TECHNICAL FIELD

The present invention relates generally to memory cells, and in particular to a memory cell with a diode integral therewith.

BACKGROUND OF THE INVENTION

The proliferation and increased usage of portable computer and electronic devices has greatly increased demand for memory cells. Digital cameras, digital audio players, personal digital assistants, and the like generally seek to employ large capacity memory cells (e.g., flash memory, smart media, compact flash, or the like). Memory cells can be typically employed in various types of storage devices. Storage devices include long term storage mediums such as, for example, hard disk drives, compact disk drives and corresponding media, digital video disk (DVD) drives, and the like. The long term storage mediums typically store larger amounts of information at a lower cost, but are slower than other types of storage devices. Storage devices also include memory devices which are often, but not always, short term storage mediums.

Also, memory cells can generally be subdivided into volatile and non-volatile types. Volatile memory cells usually lose their information if they lose power and typically require periodic refresh cycles to maintain their information. Volatile memory cells include, for example, random access memory (RAM), DRAM, SRAM and the like. Non-volatile memory cells maintain their information whether or not power is maintained to the devices. Examples of non-volatile memory cells include; ROM, programmable read only memory (PROM), erasable programmable read only memory (EPROM), electrically erasable programmable read only memory (EEPROM), flash EEPROM the like. Volatile memory cells generally provide faster operation at a lower cost as compared to non-volatile memory cells. Nonetheless, to retain the information, the stored data typically must be refreshed; that is, each capacitor must be periodically charged or discharged to maintain the capacitor's charged or discharged state. The maximum time allowable between refresh operations depends on the charge storage capabilities of the capacitors that make up the memory cells in the array. The memory device manufacturer typically specifies a refresh time that guarantees data retention in the memory cells.

As such, each memory cell in a memory device can be accessed or “read”, “written”, and “erased” with information. The memory cells maintain information in an “off” or an “on” state (e.g., are limited to 2 states), also referred to as “0” and “1”. Typically, a memory device is addressed to retrieve a specified number of byte(s) (e.g., 8 memory cells per byte). For volatile memory devices, the memory cells must be periodically “refreshed” in order to maintain their state. Such memory devices are usually fabricated from semiconductor devices that perform these various functions and are capable of switching and maintaining the two states. The devices are often fabricated with inorganic solid state technology, such as, crystalline silicon devices. A common semiconductor device employed in memory devices is the metal oxide semiconductor field effect transistor (MOSFET).

Because of the increasing demand for information storage, memory device developers and manufacturers are constantly attempting to increase speed and storage retrieval for memory devices (e.g., increase write/read speed). At the same time, to reach high storage densities, manufacturers typically focus on scaling down semiconductor device dimensions (e.g., at sub-micron levels). Nonetheless, formation of various transistor type control devices that are typically required for programming memory cell arrays increase costs and reduces efficiency of circuit design.

Therefore, there is a need to overcome the aforementioned deficiencies associated with conventional devices.

SUMMARY OF THE INVENTION

The following presents a simplified summary of the invention in order to provide a basic understanding of one or more aspects of the invention. This summary is not an extensive overview of the invention. It is intended to neither identify key or critical elements of the invention, nor to delineate the scope of the present invention. Rather, the sole purpose of this summary is to present some concepts of the invention in a simplified form as a prelude to the more detailed description that is presented hereinafter.

The present invention provides for systems and methods of forming diode elements integral with a memory, wherein a diode element employs an active layer (e.g. a polymer layer), and a passive layer (e.g. a super-ionic thin film), with asymmetric P/N characteristics to create a diode function. Such diode components can mitigate power consumption for memory cell arrays, and at the same time further provide for isolation of memory cells from one another, to enable an individual programming of a memory cell as part of the array.

According to one aspect of the present invention, the active and passive layer arrangement can form a component with two terminals that exhibits properties of a switchable “ON” or forward diode element with electrical isolation characteristics, which at the same time can be integral with a memory cell. The active layer can comprise: organic (e.g. conjugated polymer and related chemical compounds with N or P type properties), non-organic material, semiconducting material, and various inclusion compounds (e.g. Ti Se2). The passive and active layer can be sandwiched between ohmic contact planes. In addition, the active layer can be doped to achieve desired resistivity properties, and enable a typically precise adjustment of required threshold properties associated with the diode element. Employing the diode elements of the present invention can reduce a number of transistor-type voltage controls. Moreover, an efficient placement of polymer memory cell on a wafer surface can be obtained that increases an amount of die space available for circuit design.

In one exemplary aspect of the present invention, the diode component can be employed as part of an array for memory cells. The active layer can be a polymer layer, and the passive layer a thin film layer of super ionic material that facilitates the supply and acceptance of ions, and/or migration of electrons and holes. The active and passive layer can be sandwiched between ohmic contacts (e.g., linear voltage-current relation), which can additionally supply ions for the passive layer. As such, state change voltages can then be applied to a single memory cell as part of the array for a programming thereof to a desired state. The thickness and composition of the diode element can dictate the required threshold voltage.

In accordance with an aspect of the present invention, the diode component can enable fabrication of passive array of memory cells—wherein a number of transistors required for memory cells is greatly reduced—by enabling individual memory cells to be programmed. Accordingly, size of array employing the diode component of the present invention can be significantly condensed. Like wise, power consumption for such array can be significantly lowered.

To the accomplishment of the foregoing and related ends, the invention, then, comprises the features hereinafter fully described. The following description and the annexed drawings set forth in detail certain illustrative aspects of the invention. However, these aspects are indicative of but a few of the various ways in which the principles of the invention may be employed. Other aspects, advantages and novel features of the invention will become apparent from the following detailed description of the invention when considered in conjunction with the drawings.

To facilitate the reading of the drawings, some of the drawings may not have been drawn to scale from one figure to another or within a given figure.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 illustrates a diode element integral to a memory cell according to one aspect of the present invention.

FIG. 2 is a diagram of a memory array that employs integral diodes in accordance with an aspect of the present invention.

FIG. 3 illustrates a schematic memory cell array with integral diodes in accordance to an aspect of the present invention.

FIG. 4 illustrates a diagram of a particular memory cell with a switchable diode integrated therewith in an off state

FIG. 5 illustrates an exemplary current-voltage graph 500 for a diode integral to the memory cell, during “On” and “Off” states.

FIGS. 6 a thru 6 d illustrate concentration of ions at the various stages of operation for the switchable diode with memory illustrated in FIG. 4.

FIG. 7 illustrates a memory cell with a switchable diode integrated therewith in an off state that employs a Schottky contact.

FIGS. 8 a thru 8 d illustrate concentration of ions at the various stages of operation for the switchable diode with Schottky contact illustrated in FIG. 7.

FIGS. 9 a thru 9 c illustrate a schematic programming system for various configurations of a memory cell with a diode integral therewith.

FIG. 10 is a view of a memory device with integral diodes as part of memory cells, which employs various electrode lines in a crossed shape according to an aspect of the present invention.

FIG. 11 illustrates a flow chart for a methodology according to the present invention.

DETAILED DESCRIPTION OF THE INVENTION

The present invention is now described with reference to the drawings, wherein like reference numerals are used to refer to like elements throughout. In the following description, for purposes of explanation, numerous specific details are set forth in order to provide a thorough understanding of the present invention. It may be evident, however, that the present invention may be practiced without these specific details. In other instances, well-known structures and devices are shown in block diagram form in order to facilitate describing the present invention.

As used herein, the term “inference” refers generally to the process of reasoning about or inferring states of the system, environment, and/or user from a set of observations as captured via events and/or data. Inference can be employed to identify a specific context or action, or can generate a probability distribution over states, for example. The inference can be probabilistic—that is, the computation of a probability distribution over states of interest based on a consideration of data and events. Inference can also refer to techniques employed for composing higher-level events from a set of events and/or data. Such inference results in the construction of new events or actions from a set of observed events and/or stored event data, whether or not the events are correlated in close temporal proximity, and whether the events and data come from one or several event and data sources.

The present invention provides for systems and methods of forming a diode element with (e.g. a two terminal diode component) by employing an active layer and a passive layer, wherein the passive layer and the active layer have opposite P/N characteristics to create a diode junction. Referring initially to FIG. 1, a diagram of a diode element is illustrated according to one aspect of the present invention. The diode element 100 includes an active layer 102 and a passive layer 104 (e.g. a super ionic thin film) that are sandwiched between two ohmic contact planes, for example, in a form of two exterior electrode connections. The active layer and the passive layer have opposite P/N functionalities, and create a diodic junction 106. Such diodic junction can also be created between the active layer 102 and the passive layer 104, for example due to a difference in work function between the materials of the two layers; and/or due to a charge exchange between the two layers 102 and 104. The active layer 102 can change an impedance state (e.g. from a high resistance to a low resistance) when subject to a stimulus such as a voltage or current. Such active layer can be comprised of organic, non organic, and inclusion compounds, (e.g. TiSe2). In addition, an active molecule or molecular group that form the active layer can be one that changes a property when subjected to an electrical field and/or light radiation, (e.g. iozinable group); such as: nitro group, amino group, cyclopentadienyl, dithiolane, metilcyclopentadienyl, fulvalenediyl, indenyl, fluorenyl, cyclobis(paraquart-p-phenylene), bipyridinium, phenothiazine, diazapyrenium, benzonitrile, benzonate, benzamide, carbazole, dibenzothiophene, nitrobenzene, aminobenzenesulfonate, amonobenzanate, and molecular units with redox-active metals; metallocenes (Fe, V, Cr, Co, Ni and the like) complex, polypyridine metal complex (Ru, Os and the like).

In another aspect of the present invention, the active layer 102 can include polymers such as polyaniline, polythiophene, polypyrrole, polysilane, polystyrene, polyfuran, polyindole, polyazulene, polyphenylene, polypyridine, polybipyridine, polyphthalocyanine, polysexithiofene, poly(siliconoxohemiporphyrazine), poly(germaniumoxohemiporphyrazine), poly(ethylenedioxythiophene) and related derivatives with active molecular group. It is to be appreciated that other suitable and related chemical compounds can also be employed including: aromatic hydrocarbons; organic molecules with donor and acceptor properties (N-Ethylcarbazole, tetrathiotetracene, tetrathiofulvalene, tetracyanoquinodimethane, tetracyanoethylene, cloranol, dinitro-n phenyl and so on); metallo-organic complexes (bisdiphenylglyoxime, bisorthophenylenediimine, tetraaza-tetramethylannulene and so on); porphyrin, phthalocyanine, hexadecafluoro phthalocyanine and their derivatives with active molecular group, so long as opposite P/N functionality between the active layer 102, and passive layer 104 is maintained to create the diodic junction 106.

In a related aspect of the present invention, the active layer can comprise; polymer polyphenilacetylene+molecules of chloranil or tetracyano-quino-dimethane or dichlordicyanoquinone, (which can be deposited from solution by spin-coating); copper phthalocyanine (which can be deposited by thermal deposition method to about 30 Å-1000 Å); copper hexadecafluoro phthalocyanine, amorphous carbon or palladium, (which can be deposited on the upper surface of the active layer by magnetron co-sputtering); and polysilanes with N-carbazolylpropyl group; polymer polytiophene with cyclopentadienyl groups, (which can be deposited from solution by spin-coating; polisilanes with N-carbazolylpropyl group); polysilanes with cyclopentadienyl groups; polysilanes with amino groups; polytiophene with alkyl amino groups; polytiophene with cyclopentadienyl alkyl groups; composite containing polydiphenilacetylene containing carbazolyl groups and dinitro-n-phenyl (DNP); polyethylenedioxythiophene, and porous ferroelectric (polyvinyline fluoride) containing Li CF3 SO3 salt, polydiphenilacetylene containing carbazolyl groups dinitro-n-phenyl (DNP); polyethylenedioxythiophene and salt of potassium hexycyanoferrate. As such, so long as opposite P/N functionality between the active layer 102, and passive layer 104 is maintained the diodic junction 106 of the present invention can be created.

As depicted in FIG. 1, the active layer 102 can be formed over the passive layer 104, to create a diode interface therebetween. The active layer 102 can be shaped via a number of suitable techniques. One such technique involves growing the active layer 102 in the form of an organic layer from the passive layer 104. Another technique can be a spin-on technique that involves depositing a mixture of the material and a solvent, and then removing the solvent from the underlying substrate or electrode. Likewise, chemical vapor deposition (CVD) techniques can also be employed. Typically, CVD can include low pressure chemical vapor deposition (LPCVD), plasma enhanced chemical vapor deposition (PECVD), and high density chemical vapor deposition (HDCVD).

In a related aspect of the present invention, the active layer 102 can also be comprised of a conjugated organic material, such as a small organic molecule and a conjugated polymer. If the organic layer is polymer, a polymer backbone of the conjugated organic polymer may extend lengthwise between the ohmic contact plane 101 and 105 (e.g., generally substantially perpendicular to the inner, facing surfaces of the ohmic contact planes). The conjugated organic molecule can be linear or branched such that the backbone retains its conjugated nature. Such conjugated molecules are characterized in that they have overlapping π orbitals and that they can assume two or more resonant structures. The conjugated nature of the conjugated organic materials facilitates control of properties associated with the diode.

In this connection, the conjugated organic material of the active layer 102 has the ability to donate and accept charges (holes and/or electrons). Generally, the conjugated organic molecule has at least two relatively stable oxidation-reduction states. The two relatively stable states permit the conjugated organic polymer to donate and accept charges, when interacting with the oppositely charged passive layer. Moreover when employing CVD techniques, it is not generally necessary to functionalize one or more ends of the organic molecule in order to attach it to the passive layer 104. Sometimes such organic molecules can have a chemical bond formed between the conjugated organic polymer of the active layer 102 and the passive layer 104.

In one particular aspect of the present invention, the organic material employed as part of the active layer can be cyclic or acyclic. For some cases, such as organic polymers, the organic material can self assemble during formation or deposition. Examples of conjugated organic polymers include one or more of polyacetylene (cis or trans); polyphenylacetylene (cis or trans); polydiphenylacetylene; polyaniline; poly(p-phenylene vinylene); polythiophene; polyporphyrins; porphyrinic macrocycles, thiol derivatized polyporphyrins; poly(p-phenylene)s; poly(imide)s; polymetallocenes such as polyferrocenes, polyphthalocyanines; polyvinylenes; polystiroles; and the like. Additionally, the properties of the organic material can be modified by doping with a suitable dopant.

The organic layer, which in one exemplary aspect can form the active layer 102, has a suitable thickness that depends upon the chosen implementations of the diode being fabricated. Some suitable exemplary ranges of thickness for the organic polymer layer, which in part can form the active layer 102, are about 0.001 □m or more and about 5 □m or less, about 0.01 □m or more and about 2.5 □m or less, and about a thickness of about 0.05 □m or more and about 1 □m or less. Similarly, the passive layer 104 can have a suitable thickness that can vary based on the implementation of the diode being fabricated. Some examples of suitable thicknesses for the passive layer 104 can be: a thickness of about 2 Å or more and about 0.1 □m or less, a thickness of about 10 Å or more and about 0.01 □m or less, and a thickness of about 50 Å or more and about 0.005 □m or less.

According to one aspect of the present invention, the passive layer can be deposited upon the ohmic contact layer 105 via vacuum thermal evaporation, sputtering, or plasma enhanced chemical vapor deposition (PECVD) utilizing a metal organic (MO) precursor. The deposition process can be monitored and controlled to facilitate, among other things, depositing the conductivity facilitating compound to a desired thickness.

Additionally, the passive layer 104 facilitates charge carrier (e.g., electrons or holes) and/or metal ion injection into the active layer 102 and increases the concentration of the charge carrier and/or metal ions in the active layer 102 that can modify the conductivity of the active layer 102.

The passive layer 104 contains at least one conductivity facilitating compound that has the ability to donate and accept charges (holes and/or electrons). Generally, the conductivity facilitating compound has at least two relatively stable oxidation-reduction states that can permit the conductivity facilitating compound to donate and accept charges. Passive layer 104 should also be capable of donating and accepting ions. Examples of other conductivity facilitating compounds that can be employed for the passive layer 104 include one or more of the following: tungsten oxide (WO3), molybdenum oxide (MoO3), titanium selenide (Ti Se2), and the like.

The passive layer 104 can in some instances act as a catalyst when forming the active layer 102. In this connection, a backbone of a conjugated organic molecule can initially form adjacent the passive layer 104, and grow or assemble away and substantially perpendicular to the passive layer surface. As a result, the backbones of the conjugated organic molecule can be self aligned in a direction that traverses the two ohmic contact planes (e.g. electrodes.) The passive layer 104 can be formed by a deposition process (e.g. thermal deposition, PVD, non-selective CVD, and the like) or by a complete sulfidation of pre-deposited thin Cu layer.

Turning now to FIG. 2, a top view of a semiconductor device array 200 that employs diode elements in accordance with an aspect of the present invention is depicted. Such an array is generally formed on a silicon based wafer, and includes a plurality of columns 202, referred to as bitlines, and a plurality of rows 204, referred to as wordlines. Such bit line and wordlines can be connected to the top and bottom metal layers of memory components. The intersection of a bitline and a wordline constitutes the address of a particular memory cell. Data can be stored in the memory cells (e.g., as a 0 or a 1) by choosing and sending signals to appropriate columns and rows in the array (e.g., via a column address strobe CAS 206 and a row address strobe RAS 208, respectively.) The diode element of the present invention mitigates requirements of employing transistors-capacitor pairs when programming memory cells in such array. For example, when a memory cell 214 has been chosen to be programmed, the appropriate bitline 208 and wordline 210 that intersect the memory cell 214 are energized to an appropriate voltage level necessary for the desired function (e.g. read, write, erase). Even though other memory cells exist along bitline 208 and wordline 210, only the cell 214 at the intersection of the appropriate bitline 208 and wordline 210 actually changes to the appropriate state. For example, it can be the combination of the two voltage level changes that alters the memory cell 214 state. The bitline voltage level alone and the wordline voltage level alone are not enough to program the other devices connected to these lines. Accordingly, only the device 214 that is connected to both lines can surpass the threshold voltage levels set by the diode element integral to a memory cell of the present invention. Thus, diode elements of other bitlines and wordlines can be tuned such that memory cells are typically undisturbed during the processes. Such embedding of the diode element with the memory cell mitigates a number of transistor-type voltage controls as part of programming memory cells of an array, e.g. reducing a number of discrete or external diodes, which can require a different layering. Accordingly, a diode built integrally with a memory element can be fabricated enabling an efficient placement of memory cells on a wafer surface, while increasing an amount of die space available for circuit design.

FIG. 3 illustrates another schematic diagram of a memory array in accordance with an aspect of the present invention. Array 300 is depicted with diode components that are integral to memory cells to be programmed (e.g. diode 312 integral with its memory cell). A plurality of voltage sources (e.g. 318, 320) can operate on various bitlines (e.g. 304) and wordlines (e.g. 308) for changing a state of designated memory cells. A control component 330 can regulate such voltage sources, and program desired memory cells to a designated value, (e.g. program memory cell with its integral diode 312), while mitigating employment of transistor type elements. The control component can further include an artificial intelligence component 340 for programming of memory cells. For example, the programming can be facilitated via an automatic classification system and process. Such classification can employ a probabilistic and/or statistical-based analysis (e.g., factoring into the analysis utilities and costs) to prognose or infer an action that is desired to be automatically performed. For example, a support vector machine (SVM) classifier can be employed. A classifier is typically a function that maps an input attribute vector, x=(x1, x2, x3, x4, xn), to a confidence that the input belongs to a class—that is, f(x)=confidence(class). Other classification approaches include Bayesian networks, decision trees, and probabilistic classification models providing different patterns of independence can be employed. Classification as used herein also is inclusive of statistical regression that is utilized to develop models of priority.

It is to be appreciated that the subject invention can employ classifiers that are explicitly trained (e.g., via a generic training data) as well as implicitly trained (e.g., via observing system behavior, receiving extrinsic information) so that the classifier(s) is used to automatically determine according to a predetermined criteria which regions to choose. For example, with respect to SVM's—it is to be appreciated that other classifier models may also be utilized such as Naive Bayes, Bayes Net, decision tree and other learning models—SVM's are configured via a learning or training phase within a classifier constructor and feature selection module.

The following discussion relates to typical operation of a diode element that can provide a helpful discussion to understanding various aspects of the present invention. Typically, a diode is a two-region device separated by a junction. It either allows current to pass or prohibits it. Whether the current is allowed to pass, is determined by the voltage level and polarity, referred to as biasing. Generally, when the polarity of the applied voltage matches the polarity of the diode region at the junction, the diode is considered to be forward biased, permitting the current to flow. When the polarities are opposing, the diode is considered to be reverse biased, inhibiting the current flow. Current flow in a reverse biased diode can be achieved by raising the applied voltage to a level that forces the junction into breakdown. The current flow can once again stop when the applied voltage level is reduced below the level required to cause breakdown.

In general, the relationship between the current and voltage can be expressed using the ideal diode equation: $I_{D} = {I_{S}\left( {{\mathbb{e}}^{\frac{q\quad V_{D}}{n\quad k\quad T}} - 1} \right)}$ where I_(D) is the current through the diode and V_(D) is the voltage across the diode. Additionally, I_(S) is the reverse saturation current (the current that flows through the diode when it is reverse biased—V_(D) is negative), q is the electronic charge (1.602×10⁻¹⁹ C), k is Boltzmann's constant (1.38×10⁻²³ J/°K), T=junction temperature in Kelvins, and n is the emission coefficient.

Although a reverse biased diode is ideally non conducting, a small current still flows through the semiconductor junction when the voltage is applied due to the presence of minority carriers. The total reverse current can be approximated by: $J_{S} = {{q\sqrt{\frac{D_{p}}{\tau_{p}}}\frac{n_{i}^{2}}{N_{D}}} + \frac{q\quad n_{i}W}{\tau\quad n}}$ where D_(p) is the hole diffusion coefficient, τ_(p) and τ_(n) are the effective lifetime constants of the holes and the electrons in a depletion region. The reverse current is the sum of the diffusion component in the neutral region and the generation current in the depletion region. The diffusion current is due to the change in concentration of the charges through the material. The second term comes from the emission of charges through the deep levels present within an energy band gap. Additionally, W is the width of the depletion region, n_(i) is the intrinsic density and N_(D) is the donor density.

The work functions of the two materials used to form a diodic junction determine the potential barrier formed at the junction. The work function is defined as the energy difference between the vacuum level and the Fermi level, EF. As an example, assume a metal layer and an n-type semiconductor layer are used to form the diodic layer of the present invention. Therefore, the work function of the metal layer is denoted by q□m and the semiconductor layer is denoted q(□+Vn), where □ the electron affinity of the semiconductor, is the difference in energy between the bottom of the conduction band, EC, and the vacuum level. Additionally, qVn is the difference between EC and the Fermi level.

For example, when a metal and a semiconductor layer come in contact, a charge can flow from the semiconductor to the metal. Typically, the semiconductor can be n-type, so its work function is smaller than the metal work function. As the distance between the two layers decreases, an increasing negative charge is built up at the metal surface. At the same time, an equal and opposite charge exists in the semiconductor. When the distance between the layers is comparable with the interatomic distance, the gap becomes transparent to electrons. The limiting value for the barrier height q□n is given by: qφ _(Bn) =q(φ_(m)−χ).

The barrier height is then the difference between the metal work function and the electron affinity of the semiconductor. It is to be appreciated that the formulas discussed supra provide a basic understanding for various attributes of a diodic layer. One skilled in the art can appreciate that the above discussion provides a basic understanding of diodic properties.

Turning to FIG. 4, a diagram depicting a particular memory cell with a switchable diode integrated therewith in an off state is illustrated. The OFF state represents a state wherein resistance of the device is high, and typically no carriers are available for charge exchange between active and passive layer. Such exemplary memory cell includes a super ionic (passive) layer that can exhibit N⁻ characteristics and an active layer with P type characteristics, as described in detail supra. It is to be appreciated that the invention is not so limited, and other arrangements (e.g., a passive layer with P type characteristics and active layer with N type characteristics) are also within the realm of the present invention. The active layer can be a lightly doped layer, which is doped via a suitable doping technique (e.g., arsenic doped, phosphorous doped, and the like.) Ohmic contacts that typically provide for good electrical contacts are also provided as part of the electrode connections. Such an arrangement provides a PN junction that is integrated as part of a switchable memory device.

FIG. 5 illustrates an exemplary current-voltage graph 500 for a diode integral to the memory cell, during “On” and “Off” states. As illustrated, an arbitrary current requires a higher voltage for an “OFF” state, when compared to an “On” state. The “On” and “Off” states can be distinguished by choosing a current and measuring a respective voltage and vice versa. Accordingly, employing the diode according to the present invention facilitates blocking of current in the negative voltage direction—absent a diode integral with a memory cell, the memory cell can exhibit an I-V graph that is symmetrical with respect to the point of origin (not shown). Such blocking of power in a stand by or neutral state of a memory device reduces power consumption and can further enable a programming of desired memory cell as part of an array, as explained supra.

As illustrated, slope of line 501 typically reflects the current limiting resistance of the circuit (e.g., reflecting a load line that can be varied by a combination of the applied voltage and a resistance in series with the memory component.) Such line depicts a typically transitional state when switching the device.

If the voltage is increased in a direction of the arrow 502 by tracing the “OFF” state (solid curve) such that the a write voltage threshold (Vwrite) is obtained, the memory cell with integrated diode device then switches from an “OFF” state of low resistance to an “ON” state of high resistance. Subsequently, a decrease of voltage traces in a direction of arrow 503 into negative voltage values following a path of the ON state (dashed curve) representing diode characteristics, and reverse leakage current. Thereafter, an erase voltage threshold point (Verase) can be obtained that can then switch the device from an “ON” state to an “OFF” state as depicted by arrow 504. Nonetheless, if before reaching such erase threshold voltage the voltage is reversed the I-V trace will retrace back on the “ON” state curve in a direction opposite the arrow 503. Moreover, if the erase threshold is surpassed in the negative voltage direction, any voltage reversal typically will follow the “OFF” state curve, and the corresponding threshold write voltage will be increased. A read threshold voltage can be positioned any place in between Verase and Vwrite, and can be typically positioned such that a low power consumption be required for a read operation. Generally, the write voltage can be between 1 to 10 volts, and the erase voltage between −0.5 to −5 volts depending upon fabrication of the polymer memory cell and programming methodologies. It is to be appreciated that depending upon the load resistance and manner of limiting the current, a family of curves (not shown) can be obtained that pass through predetermined points on line 501, to define other ON states with different resistances, and hence providing for a multi bit operation of the device. Accordingly, a plurality of ON states can be defined for a memory cell.

FIG. 6 a thru FIG. 6 d illustrates concentration of ions at the various stages of operation for the switchable diode with memory illustrated in FIG. 4. FIG. 6 a illustrates a concentration of ions in an OFF state, after an initialization process that can invite a limited amount of ions in the active layer. Subsequently, the device is brought into an ON state at 6 b, wherein a distribution of ions is depicted based on a grey scale. At the interface 620 of the superionic material 611 and the active material 612, there exists a high concentration of ions, which gradually reduces when extending in the direction of arrow 626 towards electrode 630. Such ion concentration gradient provides for conductivity in the device. Subsequently, at FIG. 6 c when the polarity is reversed to obtain an erase threshold, a depletion region is created at 625, and high concentration of ions further move to the right at 627 (the dark band moves further to the right). Such provides a high resistance, typically not because of a lack of ions but due to a depletion region being created at 625. Gradually, or as a stronger voltage is applied, the high concentration of ions can exit the active layer. For example, as depicted in FIG. 6 d a high voltage can cause a hard erase of the switchable diode integrated with the memory device, to create a high resistance therein.

FIG. 7 illustrates a memory cell with a switchable diode integrated therewith in an off state that employs a Schottky contact. Typically, such can facilitate obtaining suitable diodic junctions when semiconductor material (e.g., intrinsic or lightly doped) are employed. For example, such Schottky contact can provides for a superior design flexibility, wherein a variety of materials can be used in order to tailor desirable characteristics, e.g., obtaining desirable electrical properties, work functions, barriers and the like, when employing an active layer with intrinsic or lightly doped semiconductor material.

The operational sequence for the switchable Schottky diode is illustrated in FIGS. 8 a-8 d, wherein the concentration of ions at the various stages of operation is shown with a grey scale. The supply and exchange of ions primarily occurs at the interface between the Schottky contact (electrode 830) and the active layer 812. FIG. 8 a illustrates a concentration of ions in an OFF state, after an initialization process that can invite a limited amount of ions in the active layer. Subsequently, the device is brought into an ON state at 8 b, wherein a distribution of ions is depicted based on a grey scale. At the interface 820 of the superionic material 811 and the passive material 812, there exists a high concentration of ions, which gradually reduces when extending in the direction of arrow 826 towards electrode 830. Such ion concentration gradient provides for conductivity in the device. Subsequently, at FIG. 8 c when the polarity is reversed to obtain an erase threshold, a depletion region is created at 825, adjacent to the Schottky contact and high concentration of ions further move to the left at 827 (the dark band moves further to the left). Gradually, or as a stronger voltage is applied, the high concentration of ions can exit the active layer. For example, as depicted in FIG. 8 d a high voltage can cause a hard erase of the switchable diode integrated with the memory device, to create a high resistance therein.

FIGS. 9 a thru 9 c illustrate a schematic programming system for various configurations of a memory cell 911, as part of an array (not shown), having a diode 914 integral therewith, with a control microprocessor system 920. The control system 920 can be part of a suitably programmed general purpose computer of a network and can also be implemented by employing a plurality of separated dedicated programmable integrated or other logic devices. Other information display devices (e.g. monitors, displays and the like), as well as user input devices can be operatively connected to the input/output of such processor. The control system 920 can actively trace and control a program state of the memory cell 911. For example, the microprocessor system 924 can provide a programming signal, e.g. a voltage applied to the memory element 911, and detect an ensuing electric current that flows through it. When such current is detected to be at a predetermined value that represents a particular resistance of the memory element 911, the voltage can be removed, and programming stopped. Such can be accomplished by comparing the current via a comparator 924 to reference values. Accordingly, the memory cell 911 can be programmed to a predetermined state. Typically for such a memory cell, upper and lower electrodes (912, 918) sandwich various other active, and passive layers, which can also include various light emitting material, such as; light emitting structure, photo resistance, or photo sensors. The electrodes (e.g. 912, 918) can be comprised of a conductive material such as, aluminum, chromium, copper, germanium, gold, magnesium, manganese, indium, iron, nickel, palladium, platinum, silver, titanium, zinc, alloys thereof, indium-tin oxide, polysilicon, doped amorphous silicon, metal silicides, and the like. Exemplary alloys that can be utilized for the conductive material include Hastelloy®, Kovar®, Invar, Monel®, Inconel®, brass, stainless steel, magnesium-silver alloy, and various other alloys. As illustrated, the diode 914 can be formed at any location between electrodes 912, and 918.

The thickness of the electrodes can vary depending on the implementation and the memory device being constructed. However, some exemplary thickness ranges include about 0.01 □m or more and about 10 □m or less, about 0.05 □m or more and about 5 □m or less, and/or about 0.1 □m or more and about 1 □m or less. The electrodes can be placed in an alternating fashion among various layers of for example semiconductor layers, polymer layers, and passive layers.

Referring to FIG. 10, a three dimensional view of a memory device 1000 containing a plurality of memory cells with integral diodes arranged in accordance with an aspect of the invention is shown. The memory device 1000 contains a plurality of electrodes 1002, a plurality of second electrodes 1004, wherein memory cell arrangements 1006, employing passive and active material with integral diodes as discussed supra can be fabricated therebetween. The plurality of electrodes 1002 and 1004 are shown in substantially perpendicular orientation, although other orientations are possible. Such microelectronic memory device is capable of containing an extremely high number of memory cells and at the same time facilitating creation of a passive array, wherein memory cell can be isolated from one another, and individually programmed.

Such memory cells with integral diodes can be employed in typically any device requiring memory. For example, the memory devices with integral diodes are useful in computers, appliances, industrial equipment, hand-held devices, telecommunications equipment, medical equipment, research and development equipment, transportation vehicles, radar/satellite devices, and the like. Hand-held devices, and particularly hand-held electronic devices, achieve improvements in portability due to the small size and light weight of the memory devices. Examples of hand-held devices include cell phones and other two way communication devices, personal data assistants, palm pilots, pagers, notebook computers, remote controls, recorders (video and audio), radios, small televisions and web viewers, cameras, and the like.

FIG. 11 illustrates a methodology according to one aspect of the present invention. While the exemplary method is illustrated and described herein as a series of blocks representative of various events and/or acts, the present invention is not limited by the illustrated ordering of such blocks. For instance, some acts or events may occur in different orders and/or concurrently with other acts or events, apart from the ordering illustrated herein, in accordance with the invention. In addition, not all illustrated blocks, events or acts, can be required to implement a methodology in accordance with the present invention. Moreover, it will be appreciated that the exemplary method and other methods according to the invention can be implemented in association with a deposition and etch process for IC fabrication, and/or a damascene fill and polish procedure as well as in association with other systems and apparatus not illustrated or described.

Initially, at 1102 a control component circuitry, as described in detail supra can be deposited on a wafer surface. Such control component can facilitate a programming of various memory cells employed as part of an array of memory cell of the present invention. Next, and at 1104 a bottom ohmic contact layer is being deposited, e.g., as part of an interconnect line as described in detail supra, which can act as a lower electrode for memory cells as part of the array. Next at 1106 various layers of: passive media, active media, with asymmetrical pn characteristics are deposited to form a diode junction integral to the memory cell. At 1108, and over such stacked layer, a top ohmic contact layer can be deposited, e.g., as part of an interconnect line to connect such memory cell with other parts of a memory cell array circuit.

Although the invention has been shown and described with respect to certain illustrated aspects, it will be appreciated that equivalent alterations and modifications will occur to others skilled in the art upon the reading and understanding of this specification and the annexed drawings. In particular regard to the various functions performed by the above described components (assemblies, devices, circuits, systems, etc.), the terms (including a reference to a “means”) used to describe such components are intended to correspond, unless otherwise indicated, to any component which performs the specified function of the described component (e.g., that is functionally equivalent), even though not structurally equivalent to the disclosed structure, which performs the function in the herein illustrated exemplary aspects of the invention. In this regard, it will also be recognized that the invention includes a system as well as a computer-readable medium having computer-executable instructions for performing the acts and/or events of the various methods of the invention. Furthermore, to the extent that the terms “includes”, “including”, “has”, “having”, and variants thereof are used in either the detailed description or the claims, these terms are intended to be inclusive in a manner similar to the term “comprising.” 

1. A system that programs a memory cell array comprising: a plurality of memory cells that are part of an array to be programmed, each memory cell comprising: an active layer with a state changeable based on a migration of electrons or holes therefrom when subject to an external electric field or light radiation, the state indicative of information content; and a passive layer that facilitates supply of charges to the active layer, one of the active layer and the passive layer is composed of a P-type material and one of the active layer and the passive layer is composed of an N-type material such that combining the layers forms a diodic junction.
 2. The system of claim 1, further comprising a control component that regulates an external stimulus for the memory cell array, to affect a property associated with memory cells.
 3. The system of claim 2, the control component comprises an artificial intelligence unit.
 4. The system of claim 2, the control component comprises a comparator that compares measured values with reference values to program the memory cell.
 5. The system of claim 1, a memory cell in the array runs a multi bit operation.
 6. The system of claim 1, each memory cell further comprising ohmic contact layers deposited on either side of both the active and passive layers.
 7. The system of claim 6, the ohmic contact layers are formed by a deposition component utilizing a deposition process, which is at least one of vacuum thermal evaporation, sputtering, or plasma enhanced chemical vapor deposition (PECVD) utilizing a metal organic (MO) precursor.
 8. The system of claim 1, the passive layer acts as a catalyst when forming the active layer such that a backbone of a conjugated organic molecule initially forms adjacent the passive layer and grows away from and substantially perpendicular to the passive layer surface forming the active layer.
 9. The system of claim 1, the passive layer is formed by a deposition component utilizing a deposition process which is at least one of thermal deposition, physical vapor deposition (PVD), non-selective chemical vapor deposition (CVD), or a complete sulfidation of pre-deposited thin copper layer.
 10. A method of fabricating a memory device that operates based upon electron-hole movement through a passive layer and an active layer, comprising: forming a first electrode on a substrate; forming the passive layer on the first electrode; forming the active layer on the passive layer such that a diodic p/n junction is created there between; and forming a second electrode on the active layer.
 11. The method of claim 10, further comprising forming the active layer via a chemical vapor deposition (CVD) process.
 12. The method of claim 10, further comprising forming the active layer via a gas phase reaction process.
 13. The method of claim 10, further comprising forming the active layer formed via a spin coating process or a liquid phase reaction process.
 14. The method of claim 10, further comprising applying a voltage to the active layer, to set an impedance state of the memory device, the impedance state representing information content.
 15. The method of claim 10, the first and second electrodes are ohmic contact layers.
 16. The method of claim 15, the ohmic contact layers are formed by a deposition process which is at least one of vacuum thermal evaporation, sputtering, or plasma enhanced chemical vapor deposition (PECVD) utilizing a metal organic (MO) precursor.
 17. The method of claim 10, the passive layer is formed by a deposition process which is at least one of thermal deposition, physical vapor deposition (PVD), non-selective chemical vapor deposition (CVD), or by a complete sulfidation of pre-deposited thin copper layer.
 18. The method of claim 10, further comprising comparing a current flowing through the device with a predetermined value.
 19. A system that programs an array of memory cells comprising: means for forming a diodic junction as part of the memory cell array, the diodic junction formed between an active and a passive layer of the memory cells in the array; and means for changing an impedance state of a memory cell that is part of the memory cell array.
 20. The system of claim 19, further comprising means for comparing a current flowing through a memory cell of the memory cell array with a predetermined value. 